

The timing diagram illustrates the relationship between the 68000 microprocessor and the 68000-000000 cache across three clock cycles. The signals shown are CLK (clock), AD (address/data bus), FRAME (frame strobe), IRDY (initiator ready), TRDY (target ready), and DEVSEL (device select). The diagram is divided into three sections labeled 0, 1, and 2, each containing a clock signal and the corresponding signal levels for the other signals.

- Cycle 0:** CLK is high. AD is high. FRAME is high. IRDY is high. TRDY is high. DEVSEL is high.
- Cycle 1:** CLK is high. AD is high. FRAME is high. IRDY is high. TRDY is high. DEVSEL is high.
- Cycle 2:** CLK is high. AD is high. FRAME is high. IRDY is high. TRDY is high. DEVSEL is high.

FIG. 3




FIG. 2




FIG. 4




FIG. 5